Silicon-oxide-nitride-oxide-silicon (SONOS) nonvolatile memory is gaining favor over conventional EEPROM FLASH memory technology. This paper characterizes the SONOS write operation using a nonquasi-static MOSFET model. This includes floating gate charge and voltage characteristics as well as tunneling current, voltage threshold and drain current characterization.
Introduction
A nonquasi-static MOSFET model that was developed by Payton [1] was modified for use in this analysis of SONOS [2] memory cells. The SONOS transistor studied consists of a 70 angstrom oxide layer over the channel which is reduced to 20 angstroms near the drain. Reducing the oxide layer near the drain is done to reduce programming voltages and programming time [3] .This is covered with a 100 angstrom silicon-nitride layer which acts as the floating gate. The floating gate is covered by a 60 angstrom layer of oxide. On the top is a poly-silicon layer acting as the control gate. Programming of the SONOS transistor is accomplished by tunneling hot electrons from the channel to the Floating Gate by putting a voltage on the Control Gate. The operation consisted of setting the Drain to 5.0 volts and grounding the Source and Body. Programming is accomplished by raising the voltage on the control Gate to 10.0 volts and then returning it to 0.0 volts. Charges are transmitted by Fowler-Nordheim tunneling by hot electrons from channel near the source to the floating gate. This charge is held by the floating gate until the cell is erased. After programming, the transistor's threshold voltage is raised to the point that it will not turn on during read operations. To read the drain and body are grounded and the source is connected to +5.0 volts. The control gate voltage is raised to 5.0 volts. A layout of the SONOS cell being characterized is shown in Fig. 1 .
Methodology
The SONOS memory cell is characterized by using a nonquasi-static MOSFET model developed by Payton [1] and modified to work with the SONOS cell. The model is based on potential and charge balance theories. It includes tunneling current predicted by the Fowler-Nordheim equation and developed by Lenzlinger and Snow [5] .
For E tunnel > 0
Where α FN and β FN are the Fowler-Nordheim constants and A tunnel is the tunnel area. E tunnel is defined by the following equation:
Where V FG is the floating gate voltage (for simplicity the Floating gate is modeled as a uniform potential), Ф SN is surface potential of the tunneling area, VBD is the voltage between the body and drain, Ф MSn is the contact potential between the gate material and the channel, and t OXtunnel is the tunnel oxide thickness. The voltage on the floating gate initially calculated by the following equation:
Where, Q FGinit is the initial charge on the floating gate, C OX is the capacitance of the oxide beneath the floating gate, ФF is the Fermi potential, ФMS is the contact potential between the control gate and oxide, C OXtunnel is the capacitance between the floating gate and the substrate, and the C total is the total capacitance of the device given by:
X j is the width of the is a junction depth of the source/drain diffusion regions. L tunnel is the length of the tunneling region. L is the length of the channel not including the tunneling region.
The initial charge present on the floating gate is given by the equation:
Subsequent values for charge on the floating gate are affected by the previous charge and the charge from the tunneling current. The new charge on the floating gate is calculated by the following equation: To calculate the voltage on the floating gate the following differential equation must be used:
This equation must be solved numerically to determine the voltage on the floating gate.
To calculate the resulting threshold voltage for the SONOS cell the following equation is used:
Where, VTH0 is the initial threshold voltage with no charge on the floating gate.
To calculate the drain current, first the region of operation for the MOSFET must be determined and then the standard MOSFET equations [4] are used to calculate the drain current.
Results

Write Operation
The model was run on the write operation of the SONOS transistor. The operation consisted of setting the Drain to 5.0 volts and grounding the Source and Body. Programming is accomplished by raising the voltage on the control Gate to 10.0 volts and then returning it to 0.0 volts. Fig. 2 shows the control gate and floating gate voltages for a write operation This shows the effect of the negative charges built up on the floating gate during the "write" process. These charges are shown in Fig. 3 .
The charges are due to the tunneling current during the "write" operation. The tunneling current is shown in Fig. 4 .
The change in the floating gate voltage affects the threshold voltage for the MOSFET. The threshold voltage is shown in Fig. 5 .
This change in threshold voltage determines the amount of current flowing through the channel. Fig. 6 shows the drain current with the source ground and 5.0 volts on the drain. The control gate voltage is given in Fig. 2 .
Read Operation (After Write Operation)
The read operation is accomplished by grounding the drain and body of the device and applying 5.0 volts to the source. A voltage is applied to the control gate as shown in Fig. 7 . Because the floating gate already has accumulated negative charges very little tunnel current is generated as shown in Fig. 8 .
Because the threshold voltage of the device is larger than the voltage applied to the channel no drain current is generated. This can be seen in Fig. 9 .
Read Operation (After Erase Operation)
After the erase operation, which is not presented in this paper, reading the SONOS device is done in the same way as for reading after a "write" cycle. The voltages for the control gate and the floating gate are shown in Fig. 10 .
Because of the lower differential voltages from the substrate to the floating gate, very little tunneling current is generated. The threshold voltage is much lower for the device after an "erase" operation. This creates significantly more drain current during the read cycle after an "erase" cycle than for after a "write" cycle. The drain current during a read operation after an "erase" cycle is shown in Fig. 11 .
Model Data vs. Actual Data
The data generated by the model closely follows the data measured from several actual SONOS memory cells. The memory cell measured by Cho and Kim [2] shows the device's threshold voltage going from 2.1 V to 8.1 V during a write operation. The Model of this device gives the value of the threshold voltage going from 2.2 to 8.2 during a write cycle. The drain current measured from an actual device by Swift and Chandalore [6] is shown in Fig. 12 . This device is similar to the device modeled by the simulation. One difference is the width of the channel. To account for this difference Fig. 12 shows the drain current divided by the channel width. The model and the actual drain current closely agree.
Conclusion
The characterization of the SONOS memory cell predicted by the model closely agrees with experimental data [2] obtained from actual SONOS memory cells. The tunnel current, drain current, threshold voltage and read drain current all closely agreed with empirical data. The model shows it can be accurate in predicting characteristics of SONOS memory cells not yet fabricated. The model has some shortcomings, including instability problems in calculating the floating gate voltage and not taking into account decay of floating gate charge. Overall, the model is useful in predicting the characteristics of SONOS memory cells.
